

APPLICATION DATA SHEET

APPLICATION INFORMATION

Application Type::	Regular
Subject Matter::	Utility
Title::	Variable Stage Ratio Buffer Insertion For Noise Optimization In A Logic Network
Attorney Docket Number::	07716P001
Request for Early Publication?::	No
Request for Non-Publication?::	No
Total Drawing Sheets::	4
Small Entity?::	No
Petition included?::	No
Licensed US Govt. Agency::	No
Contract or Grant Numbers::	No
Secrecy Order in Parent Appl.?::	No

APPLICANT INFORMATION

Applicant Authority Type::	Inventor
Primary Citizenship Country::	US
Status::	Full Capacity
Given Name::	Kenneth
Middle Name::	Hing Key
Family Name::	Tseng
City of Residence::	Cupertino
State or Province of Residence::	CA
Country of Residence::	US
Street of mailing address::	7632 Erin Way
City of mailing address::	Cupertino
State or Province of mailing address::	CA
Country of mailing address::	US
Postal or Zip Code of mailing address::	95014

CORRESPONDENCE INFORMATION

Correspondence Customer Number::	27660
Name::	Bradley J. Berezna Burgess & Berezna LLP
Street of mailing address::	800 El Camino Real Suite 180
City of mailing address::	Mountain View
State or Province of mailing address::	CA
Country of mailing address::	USA

07716.P001

Postal or Zip Code of mailing address:: 94040
Phone number:: (650) 903-2264
Fax Number:: (650) 903-2280
E-Mail address:: bbereznak@bbpatent.com

REPRESENTATIVE INFORMATION

Representative Customer Number::	27660	
-------------------------------------	-------	--

ASSIGNEE INFORMATION

Assignee name:: Cadence Design Systems, Inc.
Street of mailing address:: 2665 Seely Avenue
City of mailing address:: San Jose
State or Province of mailing address:: CA
Country of mailing address:: USA
Postal or Zip Code of mailing address:: 95134